



















Manual

iBASE

MI811

Mini-ITX Embedded Motherboard with Intel® Apollo Lake
Intel® Pentium®, Intel Celeron® Processors



The information contained in this document has been carefully researched and is, to the best of our knowledge, accurate. However, we assume no liability for any product failures or damages, immediate or consequential, resulting from the use of the information provided herein. Our products are not intended for use in systems in which failures of product could result in personal injury. All trademarks mentioned herein are property of their respective owners. All specifications are subject to change without notice.

MI811F Series

Intel® Pentium® & Celeron® SoC Mini-ITX Motherboard

User's Manual

Version 1.4 (July 2020)



Copyright

© 2020 IBASE Technology, Inc. All rights reserved.

No part of this publication may be reproduced, copied, stored in a retrieval system, translated into any language or transmitted in any form or by any means, electronic, mechanical, photocopying, or otherwise, without the prior written consent of IBASE Technology, Inc. (hereinafter referred to as "IBASE").

Disclaimer

IBASE reserves the right to make changes and improvements to the products described in this document without prior notice. Every effort has been made to ensure the information in the document is correct; however, IBASE does not guarantee this document is error-free.

IBASE assumes no liability for incidental or consequential damages arising from misapplication or inability to use the product or the information contained herein, nor for any infringements of rights of third parties, which may result from its use.

Trademarks

All the trademarks, registrations and brands mentioned herein are used for identification purposes only and may be trademarks and/or registered trademarks of their respective owners.

Compliance

CE

This product has passed CE tests for environmental specifications and limits. This product is in accordance with the directives of the European Union (EU). In a domestic environment, this product may cause radio interference in which case users may be required to take adequate measures.

FC

This product has been tested and found to comply with the limits for a Class B device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with manufacturer's instructions, may cause harmful interference to radio communications.

WEEE



This product must not be disposed of as normal household waste, in accordance with the EU directive of for waste electrical and electronic equipment (WEEE - 2012/19/EU). Instead, it should be disposed of by returning it to a municipal recycling collection point. Check local regulations for disposal of electronic products.

Green IBASE



This product is compliant with the current RoHS restrictions and prohibits use of the following substances in concentrations exceeding 0.1% by weight (1000 ppm) except for cadmium, limited to 0.01% by weight (100 ppm).

- Lead (Pb)
- Mercury (Hg)
- Cadmium (Cd)
- Hexavalent chromium (Cr6+)
- Polybrominated biphenyls (PBB)
- Polybrominated diphenyl ether (PBDE)



Important Safety Information

Carefully read the precautions before using the board.

Environmental conditions:

- Use this product in environments with ambient temperatures between 0°C and 60°C.
- Do not leave this product in an environment where the storage temperature may be below -20° C or above 80° C. To prevent from damages, the product must be used in a controlled environment.

Care for your IBASE products:

- Before cleaning the PCB, unplug all cables and remove the battery.
- Clean the PCB with a circuit board cleaner or degreaser, or use cotton swabs and alcohol.
- Vacuum the dust with a computer vacuum cleaner to prevent the fan from being clogged.



WARNING

Attention during use:

- Do not use this product near water.
- Do not spill water or any other liquids on this product.
- Do not place heavy objects on the top of this product.

Anti-static precautions

- Wear an anti-static wrist strap to avoid electrostatic discharge.
- Place the PCB on an anti-static kit or mat.
- Hold the edges of PCB when handling.
- Touch the edges of non-metallic components of the product instead of the surface of the PCB.
- Ground yourself by touching a grounded conductor or a grounded bit of metal frequently to discharge any static.



CAUTION

Danger of explosion if the internal lithium-ion battery is replaced by an incorrect type. Replace only with the same or equivalent type recommended by the manufacturer. Dispose of used batteries according to the manufacturer's instructions or recycle them at a local recycling facility or battery collection point.

Warranty Policy

IBASE standard products:

24-month (2-year) warranty from the date of shipment. If the date of shipment cannot be ascertained, the product serial numbers can be used to determine the approximate shipping date.

3rd-party parts:

12-month (1-year) warranty from delivery for the 3rd-party parts that are not manufactured by IBASE, such as CPU, CPU cooler, memory, storage devices, power adapter, panel and touchscreen.

* PRODUCTS, HOWEVER, THAT FAIL DUE TO MISUSE, ACCIDENT, IMPROPER INSTALLATION OR UNAUTHORIZED REPAIR SHALL BE TREATED AS OUT OF WARRANTY AND CUSTOMERS SHALL BE BILLED FOR REPAIR AND SHIPPING CHARGES.

Technical Support & Services

- Visit the IBASE website at <u>www.ibase.com.tw</u> to find the latest information about the product.
- 2. If you need any further assistance from your distributor or sales representative, prepare the following information of your product and elaborate upon the problem.
 - Product model name
 - Product serial number
 - Detailed description of the problem
 - The error messages in text or in screenshots if there is any
 - The arrangement of the peripherals
 - Software in use (such as OS and application software, including the version numbers)
- 3. If repair service is required, you can download the RMA form at http://www.ibase.com.tw/english/Supports/RMAService/. Fill out the form and contact your distributor or sales representative.

Table of Contents

| Complian | ice | | iii |
|-----------|---------|---|----------|
| Importan | t Safet | ty Information | iv |
| Warranty | Policy | y | v |
| Technica | l Supp | oort & Services | V |
| Chapter 1 | I | General Information | 1 |
| 1.1 | Introd | uction | 2 |
| 1.2 | Featu | res | 2 |
| 1.3 | Packir | ng List | 3 |
| 1.4 | Option | nal Accessories | 3 |
| 1.5 | Specif | fications | 4 |
| 1.6 | Block | Diagram | 7 |
| 1.7 | Overv | iew | 8 |
| 1.8 | Dimer | nsions | 10 |
| Chapter 2 | 2 | Hardware Configuration | .11 |
| 2.1 | Essen | ntial Installations Before You Begin | 12 |
| | 2.1.1 | Installing the Memory | 12 |
| 2.2 | Settin | g the Jumpers | 13 |
| 2.3 | Jumpe | er & Connector Locations | 14 |
| 2.4 | Jumpe | ers Quick Reference | 16 |
| | 2.4.1 | LVDS Panel Power Selection (JP1) | 16 |
| | 2.4.2 | Panel Output Selection (JP3) | 17 |
| | 2.4.3 | Panel Backlight Control Selection (JP4) | 18 |
| | 2.4.4 | ME Register Clearance (JP6) | 19 |
| | 2.4.5 | CMOS Data Clearance (JP7) | 20 |
| | 2.4.6 | eDP Backlight Power Selection (JP9) | 21 |
| | 2.4.7 | eDP Panel Power Selection (JP10) | 22 |
| 2.5 | Conne | ectors Quick Reference | 23 |
| | 2.5.1 | eDP Connector (CN1) | 24 |
| | 2.5.2 | COM1 RS-232/422/485 Port & COM2 RS-232 Port (CN2) | 25 |
| | 2.5.3 | Dual USB 2.0 Port (CN3) | 26 |
| | 2.5.4 | Dual USB 3.0 Port & LAN Port (CN4, CN5) | 26 |
| | 2.5.5 | HDMI Port (CN6, CN7) | 27 |

| | 2.5.6 | Audio Jack (CN10) | 27 |
|---------|--------------------|---|----|
| | 2.5.7 | DVI-D Connector (J11) | 28 |
| | 2.5.8 | SATA III Port (CN8, CN9) | 29 |
| | 2.5.9 | Mini-PCle Slot for mSATA (J8) | 29 |
| | 2.5.10 | Mini-PCle Slot (J7) | 30 |
| | 2.5.11 | Panel Inverter Connector (J2) | 30 |
| | 2.5.12 | LVDS Connector (J3, J4) | 31 |
| | 2.5.13 | DC Power Input Connector (J6) | 32 |
| | 2.5.14 | ATX Power Connector (J5) | 33 |
| | 2.5.15 | Dual USB Port (J9, J23) | 34 |
| | 2.5.16 | SATA Power Connector (J14, J15) | 34 |
| | 2.5.17 | Front Panel Setting Connector (J12) | 35 |
| | 2.5.18 | DDR3L SO-DIMM Slot (J10, J13) | 36 |
| | 2.5.19 | Amplifier Connector (J16) | 36 |
| | 2.5.20 | Audio Connector (J17) | 37 |
| | 2.5.21 | COM3 & COM4 RS-232 Port (J18, J19) | 38 |
| | 2.5.22 | Fan Connector (CPU_FAN1, SYS_FAN1) | 38 |
| | 2.5.23 | Digital I/O Connector (J21) | 39 |
| Chapter | 3 | Drivers Installation | 41 |
| 3.1 | Introdu | ction | 42 |
| 3.2 | Intel® (| Chipset Software Installation Utility | 42 |
| 3.3 | VGA D | river Installation | 44 |
| 3.4 | HD Au | dio Driver Installation | 46 |
| 3.5 | Intel [®] | Trusted Execution Engine Drivers Installation | 47 |
| 3.6 | Intel® S | Serial IO Drivers Installation | 49 |
| 3.7 | LAN D | rivers Installation | 51 |

| Chapter | 4 | BIOS Setup | 53 |
|---------|---------|------------------------------------|----|
| 4.1 | Introdu | uction | 54 |
| 4.2 | BIOS | Setup | 54 |
| 4.3 | Main S | Settings | 55 |
| 4.4 | Advan | ced Settings | 56 |
| | 4.4.1 | ACPI Computing | 57 |
| | 4.4.2 | LVDS (eDP/DP) Configuration | 58 |
| | 4.4.3 | iSmart Controller | 59 |
| | 4.4.4 | Fintek Super IO Configuration | 60 |
| | 4.4.5 | Fintek Super IO Hardware Monitor | 62 |
| | 4.4.6 | CPU Configuration | 63 |
| | 4.4.7 | AMI Graphic Output Protocol Policy | 64 |
| | 4.4.8 | Network Stack Configuration | 65 |
| | 4.4.9 | CSM Configuration | 66 |
| | 4.4.10 | USB Configuration | 67 |
| 4.5 | Chipse | et Settings | 68 |
| | 4.5.1 | South Cluster Configuration | 68 |
| 4.6 | Securi | ty Settings | 73 |
| 4.7 | Boot S | Settings | 76 |
| 4.8 | Save 8 | & Exit Settings | 77 |
| Append | ix | | 79 |
| Α. | I/O Po | rt Address Map | 80 |
| В. | | pt Request Lines (IRQ) | |
| C. | Watch | dog Timer Configuration | 85 |
| | | | |

Chapter 1 General Information

The information provided in this chapter includes:

- Features
- Packing List
- Optional Accessories
- Specifications
- Block Diagram
- Board Overview
- Board Dimensions



1.1 Introduction

MI811F is a Mini-ITX motherboard based on the platform of Intel[®] Pentium[®] N4200 or Celeron[®] N3350. This board features HDMI at I/O coastline, on-board headers for eDP and 24-bit dual channel LVDS interfaces for video display. You can use either the eDP or LVDS interface. It operates at the ambient temperature ranging from 0°C to 60°C.



Photo of MI811F

1.2 Features

- Mini-ITX with Intel[®] Pentium[®] QC N4200 / Celeron[®] DC N3350 SoC
- 2 x DDR3L-1866 SO-DIMM socket, expandable up to 8GB
- 1 x HDMI, 1 x DVI-D (or 2nd HDMI), and eDP / 24-bit dual channel LVDS
- 2 x GbE LAN, 4 x USB 3.0, 6 x USB 2.0, 4 x COM, 2 x SATA III, 1 x PCIe (1x), 2 x Mini-PCIe slot
- Configurable watchdog timer and digital I/O

1.3 Packing List

Your MI811F package should include the items listed below. If any of the items below is missing, contact the distributor or dealer from whom you purchased the product.

| • | MI811F | x 1 |
|---|--|-----|
| • | IO Shield | x 1 |
| • | SATA cable | x 1 |
| | (SATA-5 for ATX power connector; SATA-53 for DC-In power connector) | |
| • | COM cable (PK3K) | x 1 |
| • | Disk (including chipset drivers and flash memory utility) | x 1 |
| • | This User's Manual | x 1 |

1.4 Optional Accessories

IBASE provides optional accessories as follows:

- Audio cable (Audio-18)
- USB 2.0 cable (USB29)



1.5 Specifications


| Product Name | MI811F-420 | MI811F-420D | MI811F-335 | MI811F-335D |
|----------------------|---|-------------------|---|-------------|
| Form Factor | Mini-ITX Mothe | rboard | | |
| | | System | | |
| 0 | Windows 10 | 0 Enterprise (64- | bit) | |
| Operating System | Windows 10 | 0 IoT Core (64-bi | it) | |
| | Linux Ubun | tu | | _ |
| CPU Type | Intel [®] Pentium [®] | QC N4200 | Intel [®] Celeron [®] | DC N3350 |
| CPU Speed | 1.1 ~ 2.5 GHz | | 1.1 ~ 2.4 GHz | |
| Cache | 2 MB | | | |
| Chipset | Integrated | | | |
| Memory | 2 x DDR3L-1866 SO-DIMM, expandable up to 8 GB (Non-ECC) | | | |
| Storage | mSATA SSD | | | |
| Graphics | Intel® Pentium® SoC integrated Gen. 9 | | | |
| Network | 2 x Intel® I211AT PCIe Gigabit Ethernet | | | |
| Super I/O | Fintek F81964D-I | | | |
| Audio Codec | Intel® SoC built-in HD audio controller | | | |
| & Controller | Realtek ALC283 codec with 2.1 channels and amplifier | | | |
| Power Requirement | ATX Power DC-In 12 ~ 24V ATX Power DC-In 12 ~ 24V | | | _ • |
| Watchdog Timer | Yes (256 segments, 0, 1, 2255 sec / min) | | | |
| BIOS | AMI BIOS | | | |
| iSmart | 3.5 | | | |
| H/W Monitor | Yes | | | |
| Smart Control | EuP/ErP wide temperature | | | |

| | T | | |
|---------------|---|--|--|
| Dimensions | 170 x 170 mm (6.7" x 6.7") | | |
| RoHS | Yes | | |
| Certification | CE, FCC Class B, LVD | | |
| | I/O Ports | | |
| | 1 x HDMI (1.4b, CN7 connector), 3840 x 2160 at 30 Hz | | |
| | 1 x HDMI (1.4b, CN6 connector) or DVI-D, 3840 x 2160 at 30 Hz | | |
| | 1 x eDP / 24-bit dual channel LVDS | | |
| Display | eDP: 4096 x 2160 at 60 Hz LVDS: 1920 x 1200 at 60 Hz | | |
| | * If both the HDMI connector (CN6) and DVI-D connector (J11) ports are connected, HDMI will be given the precedence over DVI-D. | | |
| | * eDP and LVDS do not work at the same time. | | |
| LAN | 2 x RJ45 GbE LAN | | |
| | 4 x USB 3.0: I/O coastline connectors | | |
| USB | 6 x USB 2.0: 2 ports at the I/O coastline 4 ports via on-board pin headers | | |
| | 4 x COM ports: | | |
| Ossial | COM1: RS-232/422/485 (I/O coastline connector, jumperless selection) | | |
| Serial | COM2: RS-232 only (I/O coastline connector) | | |
| | COM3 & COM4: RS-232 only (via on-board box-headers) | | |
| SATA | 2 x SATA III (one is shared with the mini-PCIe slot (full-size) for mSATA) | | |
| | Line-In | | |
| Audio | Line-Out | | |
| | Microphone-Input | | |
| Digital IO | 4-In & 4-Out | | |
| | • | | |

| | 1 x Mini PCle slot (full-size) for mSATA | | |
|---|--|--|--|
| Expansion Slots | • 1 x Mini PCIe slot (half-size) with USB | | |
| | 1 x PCle (x1) slot | | |
| Environment | | | |
| Temperature | • Operation: 0 ~ 60 °C (32 ~ 140 °F) | | |
| | • Storage: -20 ~ 80 °C (-4 ~ 176 °F) | | |
| Relative Humidity 0 ~ 90 %, non-condensing at 60 °C | | | |

All specifications are subject to change without prior notice.

1.6 Block Diagram



1.7 Overview


Top View



Photo of MI811F (ATX power)


* The photos above are for reference only. Some minor components may differ.

I/O View



| No. | Name | No. | Name |
|-----|--------------------------|-----|--|
| | COM1 RS-232/422/485 Port | 6 | HDMI Port |
| 1 | | | (given the precedence over the DVI-D connector, J11) |
| 2 | COM2 RS-232 Port | 7 | HDMI Port |
| 3 | USB 2.0 Port | 8 | Line-In |
| 4 | LAN Port (GbE) | 9 | Line-Out |
| 5 | USB 3.0 Port | 10 | Microphone-Input |

1.8 Dimensions



Chapter 2 Hardware Configuration

This section provides information on jumper settings and connectors on the MI811F in order to set up a workable system. On top of that, you will also need to install crucial pieces such as the CPU and the memory before using the product. The topics covered are:

- Essential installations before you begin
- Jumper and connector locations
- Jumper settings and information of connectors






2.1 Essential Installations Before You Begin

Follow the instructions below to install the memory modules.

2.1.1 Installing the Memory

To install the modules, locate the memory slot on the board and perform the following steps:



- 1. Align the key of the memory module with that on the memory slot and insert the module slantwise.
- Gently push the module in an upright position until the clips of the slot close to hold the module in place when the module touches the bottom of the slot.


To remove the module, press the clips outwards with both hands, and the module will pop-up.

2.2 Setting the Jumpers

Set up and configure your MI811F by using jumpers for various settings and features according to your needs and applications. Contact your supplier if you have doubts about the best configuration for your use.

2.2.1 How to Set Jumpers

Jumpers are short-length conductors consisting of several metal pins with a non-conductive base mounted on the circuit board. Jumper caps are used to have the functions and features enabled or disabled. If a jumper has 3 pins, you can connect either PIN1 to PIN2 or PIN2 to PIN3 by shorting.




Refer to the illustration below to set jumpers.

| Pin closed | Oblique view | illustration |
|------------|--------------|--------------|
| Open | | 1 2 3 |
| 1-2 | | 1 2 3 |
| 2-3 | | 1 2 3 |

When two pins of a jumper are encased in a jumper cap, this jumper is **closed**, i.e. turned **On**.

When a jumper cap is removed from two jumper pins, this jumper is **open**, i.e. turned **Off**.

2.3 Jumper & Connector Locations




Board diagram of MI811F

Note:

- 1. **J5** is only available for MI811F-420 & MI811F-335 (ATX power types).
- 2. **J6, J14,** and **J15** are only available for MI811F-420D & MI811F-335D (DC-In power types).

2 Hardware Configuration




Board diagram of MI811F

2.4 Jumpers Quick Reference


| Function | Jumper Name | Page |
|-----------------------------------|-------------|------|
| LVDS Panel Power Selection | JP1 | 16 |
| Panel Output Selection | JP3 | 17 |
| Panel Backlight Control Selection | JP4 | 18 |
| ME Register Clearance | JP6 | 19 |
| CMOS Data Clearance | JP7 | 20 |
| eDP Backlight Power Selection | JP9 | 21 |
| eDP Panel Power Selection | JP10 | 22 |
| Factory Use Only | JP5 | |

2.4.1 LVDS Panel Power Selection (JP1)




| Function | Pin closed | Illustration |
|-------------------|------------|--------------|
| 3.3V (default) | 1-2 | 1 • |
| 5V | 2-3 | 1 • |

2.4.2 Panel Output Selection (JP3)




| Function | Pin closed | Illustration |
|----------------------|------------|--------------|
| eDP Panel | 1-2 | 1 • |
| LVDS Panel (default) | 2-3 | 1 • |

2.4.3 Panel Backlight Control Selection (JP4)




| Function | Pin closed | Illustration |
|-------------------|------------|--------------|
| 3.3V (default) | Open | 1 🗆 0 |
| 5V | Close | 1 🕠 |

2.4.4 ME Register Clearance (JP6)




| Function | Pin closed | Illustration |
|---------------------|------------|--------------|
| Normal (default) | 1-2 | 1 • • |
| Clear ME | 2-3 | 1 • |

2.4.5 CMOS Data Clearance (JP7)




| Function | Pin closed | Illustration |
|---------------------|------------|--------------|
| Normal (default) | 1-2 | 1 • |
| Clear CMOS | 2-3 | 1 - |

2.4.6 eDP Backlight Power Selection (JP9)



| Function | Pin closed | Illustration |
|-----------------|------------|--------------|
| 5V (default) | 1-2 | 1 • |
| 12V | 2-3 | 1 • |

2.4.7 eDP Panel Power Selection (JP10)




| Function | Pin closed | Illustration |
|-------------------|------------|--------------|
| 3.3V (default) | 1-2 | 1 • |
| 5V | 2-3 | 1 • |

2.5 Connectors Quick Reference


| Function | Connector Name | Page |
|--------------------------------------|-------------------------------|------|
| eDP Connector | CN1 | 24 |
| COM1 RS-232/422/485 Port & | CN2 | 25 |
| COM2 RS-232 Port | ONZ | |
| Dual USB 2.0 Port | CN3 | 26 |
| Dual USB 3.0 Port & LAN Port | CN4, CN5 | 26 |
| HDMI Port | CN6 (shared with J11), CN7 | 27 |
| Audio Jack | CN10 | 27 |
| DVI-D Connector | J11 (shared with CN6) | 28 |
| SATA III Port | CN8, CN9 | 29 |
| Mini-PCle Slot for mSATA (full-size) | J8 (shared with CN8) | 29 |
| Mini-PCIe Slot (half-size) | J7 | 30 |
| Panel Inverter Connector | J2 | 30 |
| LVDS Panel Connector | J3 (Ch2), J4 (Ch1) | 31 |
| DC Power Input Connecor | J6 | 32 |
| ATX Power Connector | J5 | 33 |
| Dual USB Connector | J9, J23 | 34 |
| SATA Power Connector | J14, J15 | 34 |
| Front Panel Setting Connector | J12 | 35 |
| DDR3L SO-DIMM Slot | J10, J13 | 36 |
| Amplifier Connector | J16 | 36 |
| Audio Connector | J17 | 37 |
| COM3 & COM4 RS-232 Port | J18 (COM4), | |
| COM3 & COM4 H3-232 FUIT | J19 (COM3) | 38 |
| Fan Connector | CPU_FAN1, SYS_FAN1 | 38 |
| Digital I/O Connector | J21 | 39 |
| Factory Use Only | J1, J20, J22 | |

2.5.1 eDP Connector (CN1)



| Pin | Assignment | Pin | Assignment |
|-----|------------|-----|------------|
| 1 | N/A | 16 | Ground |
| 2 | BL_PWR | 17 | N/A |
| 3 | BL_PWR | 18 | VDD_eDP |
| 4 | BL_PWR | 19 | VDD_eDP |
| 5 | BL_PWR | 20 | Ground |
| 6 | N/A | 21 | AUX_N |
| 7 | N/A | 22 | AUX_P |
| 8 | Brightness | 23 | Ground |
| 9 | BKLT_EN | 24 | TX0_P |
| 10 | Ground | 25 | TX0_N |
| 11 | Ground | 26 | Ground |
| 12 | Ground | 27 | TX1_P |
| 13 | Ground | 28 | TX1_N |
| 14 | HPD | 29 | Ground |
| 15 | Ground | 30 | N/A |

2.5.2 COM1 RS-232/422/485 Port & COM2 RS-232 Port (CN2)



COM1 RS-232/422/485 port is jumper-less and configurable in BIOS.


| Pin | Assignment | Pin | Assignment |
|-----|--------------------------|-----|----------------------|
| 1 | DCD, Data carrier detect | 6 | DSR, Data set ready |
| 2 | RXD, Receive data | 7 | RTS, Request to send |
| 3 | TXD, Transmit data | 8 | CTS, Clear to send |
| 4 | DTR, Data terminal ready | 9 | RI, Ring indicator |
| 5 | Ground | | |

| D: | Assignment | | | |
|-----|------------|--------|--------|--|
| Pin | RS-232 | RS-422 | RS-485 | |
| 1 | DCD | TX- | Data- | |
| 2 | RX | TX+ | Data+ | |
| 3 | TX | RX+ | NC | |
| 4 | DTR | RX- | NC | |
| 5 | Ground | Ground | Ground | |
| 6 | DSR | NC | NC | |
| 7 | RTS | NC | NC | |
| 8 | CTS | NC | NC | |
| 9 | RI | NC | NC | |


COM2 RS-232 port:

| Pin | Assignment | Pin | Assignment |
|-----|--------------------------|-----|----------------------|
| 1 | DCD, Data carrier detect | 6 | DSR, Data set ready |
| 2 | RX, Receive | 7 | RTS, Request to send |
| 3 | TX, Transmit | 8 | CTS, Clear to send |
| 4 | DTR, Data terminal ready | 9 | RI, Ring indicator |
| 5 | Ground | | |

2.5.3 **Dual USB 2.0 Port (CN3)**




2.5.4 Dual USB 3.0 Port & LAN Port (CN4, CN5)




2.5.5 HDMI Port (CN6, CN7)


CN6: shared with J11 (CN6 is the 1st priority.)



CN7:




2.5.6 Audio Jack (CN10)



2.5.7 DVI-D Connector (J11)


J11: shared with CN6




| Pin | Assignment | Pin | Assignment |
|-----|------------|-----|------------|
| 1 | DATA1_P | 2 | DATA1_N |
| 3 | Ground | 4 | Ground |
| 5 | CLK_P | 6 | CLK_N |
| 7 | Ground | 8 | Ground |
| 9 | HPD | 10 | N/A |
| 11 | DATA2_P | 12 | DATA2_N |
| 13 | Ground | 14 | Ground |
| 15 | DATA0_P | 16 | DATA0_N |
| 17 | N/A | 18 | N/A |
| 19 | SDA | 20 | SCLK |

2.5.8 SATA III Port (CN8, CN9)

CN8: shared with J8 (CN8 is the 1st priority)









2.5.9 Mini-PCle Slot for mSATA (J8)


J8 is shared with CN8. (CN8 SATA III Port is the 1st priority)



2.5.10 Mini-PCle Slot (J7)




2.5.11 Panel Inverter Connector (J2)



| P | in | Assignment | Pin | Assignment |
|-----|----|------------|-----|------------|
| | 1 | +12V | 3 | BKLT_CTL |
| - 2 | 2 | LVDS_BLON | 4 | Ground |

2.5.12 LVDS Connector (J3, J4)




J3:

| Pin | Assignment | Pin | Assignment |
|-----|------------|-----|------------|
| 1 | LVSAE_P | 2 | LVSAE_N |
| 3 | Ground | 4 | Ground |
| 5 | LVSBE_P | 6 | LVSBE_N |
| 7 | Ground | 8 | Ground |
| 9 | LVSCE_P | 10 | LVSCE_N |
| 11 | Ground | 12 | Ground |
| 13 | LVSCKE_P | 14 | LVSCKE_N |
| 15 | Ground | 16 | Ground |
| 17 | LVSDE_P | 18 | LVSDE_N |
| 19 | VDD1 | 20 | VDD1 |

J4:

| Pin | Assignment | Pin | Assignment |
|-----|------------|-----|------------|
| 1 | LVSA0_P | 2 | LVSA0_N |
| 3 | Ground | 4 | Ground |
| 5 | LVSB0_P | 6 | LVSB0_N |
| 7 | Ground | 8 | Ground |
| 9 | LVSC0_P | 10 | LVSC0_N |
| 11 | Ground | 12 | Ground |
| 13 | LVSCK0_P | 14 | LVSCK0_N |
| 15 | Ground | 16 | Ground |
| 17 | LVSD0_P | 18 | LVSD0_N |
| 19 | VDD1 | 20 | VDD1 |


2.5.13 DC Power Input Connector (J6)



 ${\bf J6}$ is only available for MI811F-420D & MI811F-335D (DC-In types).

| Pin | Assignment | Pin | Assignment |
|-----|------------|-----|------------|
| 1 | Ground | 3 | 12 ~ 24V |
| 2 | Ground | 4 | 12 ~ 24V |


2.5.14 ATX Power Connector (J5)



J5 is only available for MI811F-420 & MI811F-335 (ATX power types).


| Pin | Assignment | Pin | Assignment |
|-----|------------|-----|------------|
| 1 | 3.3V | 11 | 3.3V |
| 2 | 3.3V | 12 | -12V |
| 3 | Ground | 13 | Ground |
| 4 | +5V | 14 | PS-ON |
| 5 | Ground | 15 | Ground |
| 6 | +5V | 16 | Ground |
| 7 | Ground | 17 | Ground |
| 8 | Power good | 18 | -5V |
| 9 | 5VSB | 19 | +5V |
| 10 | +12V | 20 | +5V |

2.5.15 Dual USB Port (J9, J23)




| Pin | Assignment | Pin | Assignment |
|-----|------------|-----|------------|
| 1 | +5V | 2 | Ground |
| 3 | USB0- | 4 | USB1+ |
| 5 | USB0+ | 6 | USB1- |
| 7 | Ground | 8 | +5V |

2.5.16 SATA Power Connector (J14, J15)



| Pin | Assignment | Pin | Assignment |
|-----|------------|-----|------------|
| 1 | +5V | 3 | Ground |
| 2 | Ground | 4 | +12V |

2.5.17 Front Panel Setting Connector (J12)



| Pin | Assignment | Pin | Assignment |
|-----|------------|-----|------------|
| 1 | Power BTN | 2 | Power BTN |
| 3 | HDD LED+ | 4 | HDD LED- |
| 5 | Reset BTN | 6 | Reset BTN |
| 7 | Power LED+ | 8 | Power LED- |

J12 is utilized for system indicators to provide light indication of the computer activities and switches to change the computer status. It provides interfaces for the following functions.

• ATX Power ON Switch (Pins 1 and 2)

The 2 pins make an "ATX Power Supply On/Off Switch" for the system that connects to the power switch on the case. When pressed, the power switch will force the system to power on. When pressed again, it will power off the system.

Hard Disk Drive LED Connector (Pins 3 and 4)

This connector connects to the hard drive activity LED on control panel. This LED will flash when the HDD is being accessed.


Reset Switch (Pins 5 and 6)

The reset switch allows you to reset the system without turning the main power switch off and then on again. Orientation is not required when making a connection to this header.


Power LED (Pins 7 and 8)

This connector connects to the system power LED on control panel. This LED will light when the system turns on.

2.5.18 DDR3L SO-DIMM Slot (J10, J13)




2.5.19 Amplifier Connector (J16)



| | Pin | Assignment | Pin | Assignment |
|---|-----|------------|-----|------------|
| | 1 | SPK-L+ | 3 | SPK-R- |
| _ | 2 | SPK-L- | 4 | SPK-R+ |


2.5.20 Audio Connector (J17)



| Pin | Assignment | Pin | Assignment |
|-----|------------|-----|------------|
| 1 | HPOUT_L | 2 | HPOUT_R |
| 3 | HPOUT-JD | 4 | Ground |
| 5 | LINE2_L | 6 | LINE2_R |
| 7 | LINE1-JD | 8 | Ground |
| 9 | MIC_L | 10 | MIC_R |
| 11 | MIC1-JD | 12 | Ground |


BASE

2.5.21 COM3 & COM4 RS-232 Port (J18, J19)




| Pin | Assignment | Pin | Assignment |
|-----|--------------------------|-----|--------------------------|
| 1 | DCD, Data carrier detect | 2 | RXD, Receive data |
| 3 | TXD, Transmit data | 4 | DTR, Data terminal ready |
| 5 | Ground | 6 | DSR, Data set ready |
| 7 | RTS, Request to send | 8 | CTS, Clear to send |
| 9 | RI, Ring Indicator | 10 | Not used |

2.5.22 Fan Connector (CPU_FAN1, SYS_FAN1)




| Pin | Assignment | Pin | Assignment |
|-----|------------|-----|--------------------|
| 1 | Ground | 3 | Rotation detection |
| 2 | 12V | 4 | Rotation Control |



| Pin | Assignment | Pin | Assignment |
|-----|------------|-----|--------------------|
| 1 | Ground | 3 | Rotation detection |
| 2 | 12V | | |

2.5.23 Digital I/O Connector (J21)



| Pin | Assignment | Pin | Assignment |
|-----|------------|-----|------------|
| 1 | Ground | 2 | VCC5 |
| 3 | OUT3 | 4 | OUT1 |
| 5 | OUT2 | 6 | OUT0 |
| 7 | IN3 | 8 | IN1 |
| 9 | IN2 | 10 | IN0 |



This page is intentionally left blank.

Chapter 3 Drivers Installation

This chapter introduces installation of the following drivers:

- Intel® Chipset Software Installation Utility
- VGA Driver
- HD Audio Driver
- Intel[®] Trusted Execution Engine Drivers
- Intel[®] Serial I/O Drivers
- LAN Drivers





3.1 Introduction

This section describes the installation procedures for software and drivers. The software and drivers are included with the motherboard. If you find anything missing, please contact the distributor where you made the purchase. The contents of this section include the following:

Note: After installing your Windows operating system, you must install the Intel[®] Chipset Software Installation Utility first before proceeding with the drivers installation.


3.2 Intel® Chipset Software Installation Utility

The Intel[®] Chipset drivers should be installed first before the software drivers to install INF files for Plug & Play function for Intel chipset components. Follow the instructions below to complete the installation.

 Insert the disk enclosed in the package. Click Intel on the left pane and then Intel(R) Chipset Software Installation Utility on the right pane.



- 2. When the *Welcome* screen to the Intel[®] Chipset Device Software appears, click **Next** to continue.
- Click Yes to accept the software license agreement.
- 4. On the Readme File Information screen, click Install.



When the driver has been completely installed, restart the computer for changes to take effect.




3.3 VGA Driver Installation


Click Intel on the left pane and then Intel(R) Apollolake Graphics
 Driver on the right pane.




2. When the Welcome screen appears, click Next to continue.



3. Click Yes to accept the license agreement and click Next in the Readme File Information window.



4. When setup is complete, click Finish to restart the computer for changes to take effect.



3.4 HD Audio Driver Installation

 Click Intel on the left pane and then Realtek High Definition Audio Driver on the right pane.



2. On the Welcome screen of the InstallShield Wizard, click Next.



- 3. Click **Next** until the installation starts.
- When the driver has been completely installed, restart the computer for changes to take effect.

Intel® Trusted Execution Engine Drivers 3.5 Installation


1. Click Intel on the left pane and then Intel(R) TXE Drivers on the right pane.



2. When the Welcome screen appears, click Next.



3. Accept the license agreement and click **Next**.



4. When the driver has been successfully installed, restart the computer for changes to take effect.

3.6 Intel[®] Serial IO Drivers Installation

 Click Intel on the left pane and then Intel(R) Serial IO Drivers on the right pane.




When the Welcome screen to the InstallShield Wizard appears, click Next.



3. Accept the license agreement and click Next.



 In the Readme File Information window, click Next to continue. In the Confirmation window, click Next to start the installation process.




5. When the driver has been successfully installed, restart the computer for changes to take effect.

3.7 LAN Drivers Installation


 Click LAN Card on the left pane and then Intel LAN Controller Drivers on the right pane.




2. Click Intel(R) I21x Gigabit Network Drivers..



3. When the Welcome screen appears, click Next.



- 4. Accept the license agreement and click **Next**.
- 5. On the *Setup Options* screen, click the checkbox to select the desired driver(s) for installation. Then click **Next** to continue.



- 6. The wizard is ready for installation. Click Install.
- When installation is completed, click **Finish** to restart the computer for changes to take effect.

Chapter 4 BIOS Setup

This chapter describes the different settings available in the AMI BIOS that comes with the board. The topics covered in this chapter are as follows:

- Main Settings
- Advanced Settings
- Chipset Settings
- Security Settings
- Boot Settings
- Save & Exit





4.1 Introduction

The BIOS (Basic Input/Output System) installed in the ROM of your computer system supports Intel[®] processors. The BIOS provides critical low-level support for standard devices such as disk drives, serial ports and parallel ports. It also provides password protection as well as special support for detailed fine-tuning of the chipset controlling the entire system.

4.2 BIOS Setup

The BIOS provides a Setup utility program for specifying the system configurations and settings. The BIOS ROM of the system stores the Setup utility. When you turn on the computer, the BIOS is immediately activated. Press the key immediately allows you to enter the Setup utility. If you are a little bit late pressing the key, POST (Power On Self Test) will continue with its test routines, thus preventing you from invoking the Setup.

If you still need to enter Setup, restart the system by pressing the "Reset" button or simultaneously pressing the <Ctrl>, <Alt> and <Delete> keys. You can also restart by turning the system Off and back On again.

The following message will appear on the screen:

Press to Enter Setup

In general, press the arrow keys to highlight items, <Enter> to select, the <PgUp> and <PgDn> keys to change entries, <F1> for help, and <Esc> to quit.

When you enter the BIOS Setup utility, the *Main Menu* screen will appear on the screen. The Main Menu allows you to select from various setup functions and exit choices.

Warning: It is strongly recommended that you avoid making any changes to the chipset defaults.

These defaults have been carefully chosen by both AMI and your system manufacturer to provide the absolute maximum performance and reliability. Changing the defaults could make the system unstable and crash in some cases.

4.3 Main Settings



| BIOS Setting | Description |
|--------------|---|
| System Date | Sets the date. Use the <tab> key to switch between the data elements.</tab> |
| System Time | Set the time. Use the <tab> key to switch between the data elements.</tab> |



4.4 Advanced Settings

This section allows you to configure, improve your system and allows you to set up some system features according to your preference.



4.4.1 ACPI Computing



| BIOS Setting | Description |
|--------------------|--|
| Enable Hibernation | Enables / Disables the system ability to hibernate (OS/S4 Sleep State). This option may be not effective with some OS. |
| ACPI Sleep State | Selects an ACPI sleep state (Suspend Disabled or S3) where the system will enter when the Suspend button is pressed. |



4.4.2 LVDS (eDP/DP) Configuration



| BIOS Setting | Description |
|---------------------------------|--|
| LVDS (eDP/DP) Support | Enables / Disables LVDS (eDP/DP) |
| Panel Color Depth | Selects a panel color depth as 18 or 24 (VESA or JEIDA) bit. |
| LVDS Channel Type | Sets the LVDS channel type as single or dual channel. |
| Panel Type | Selects a resolution that fits your panel. |
| | Options: 800 x 600 / 1024 x 768 / 1366 x 768 / 1440 x 900 / 1600 x 900 / 1280 x 1024 / 1920 x 1080 |
| LVDS Backlight Level Control | Selects from Level 1 to Level 8 for the LVDS backlight. |

4.4.3 iSmart Controller



| BIOS Setting | Description |
|------------------------------|---|
| Power-On after Power failure | Enables / Disables the system to be turned on automatically after a power failure. |
| Schedule Slot 1 / 2 | Sets up the hour / minute for system powe-on. |
| | Important: If you would like to set up a schedule between adjacent days, configure two schedule slots. |
| | For example, if setting up a schedule from Wednesday 5 p.m. to Thursday 2 a.m., configure two schedule slots. But if setting up a schedule from 3 p.m to 5 p.m. on Wednesday, configure only a schedule slot. |




4.4.4 Fintek Super IO Configuration



| BIOS Setting | Description | |
|-------------------------------|---|--|
| Standby Power on S5 (ERP) | Enables / Disables to provide the standby powe for devices. | |
| | Options: All Enable / Enable Ethernet for WOL / All Disable | |
| Serial Ports Configuration | Sets parameters of serial ports. | |
| | Enables / Disables the serial port and select an optimal setting for the Super IO device. | |

4.4.4.1. Serial Port 1 Configuration



| BIOS Setting | Description | |
|-----------------|--|--|
| Serial Port | Enables / Disables the serial port. | |
| Change Settings | Selects an optimal settings for Super IO device. | |
| | Options: | |
| | Auto | |
| | • IO = 3F8h; IRQ = 4 | |
| | • IO = 3F8h; IRQ = 3, 4, 5, 6, 7, 9, 10, 11, 12 | |
| | • IO = 2F8h; IRQ = 3, 4, 5, 6, 7, 9, 10, 11, 12 | |
| | • IO = 3E8h; IRQ = 3, 4, 5, 6, 7, 9, 10, 11, 12 | |
| | • IO = 2E8h; IRQ = 3, 4, 5, 6, 7, 9, 10, 11, 12 | |
| Device Mode | Changes the serial port mode to: | |
| | • RS232 | |
| | RS485 TX Low Active | |
| | RS485 with Termination TX Low Active | |
| | • RS422 | |
| | RS422 with Termination | |



4.4.5 Fintek Super IO Hardware Monitor



| BIOS Setting | Description |
|--------------------------------|---|
| CPU / System smart fan control | Enables / Disables the smart fan feature. |
| | Options: Disabled / 50 °C / 60 °C / 70 °C / 80 °C |
| Temperatures / Voltages | These fields are the parameters of the hardware monitoring function feature of the motherboard. The values are read-only values as monitored by the system and show the PC health status. |
| CPU Shutdown Temperature | Sets a threshold of temperature to shut down if CPU goes overheated. |
| | Options: Disabled / 70 °C / 75 °C / 80 °C / 85 °C / 90 °C / 95 °C |

4.4.6 CPU Configuration



| BIOS Setting | Description |
|-----------------------------|--|
| Socket 0 CPU Information | Displays the socket specific CPU information. |
| CPU Power Management | Allows you to enable / disable Turbo Mode. |
| Active Processor Cores | Enables / Disables the cores in the processor package. |
| Monitor Mwait | Enables / Disables Monitor Mwait. |



4.4.7 AMI Graphic Output Protocol Policy



| BIOS Setting | Description |
|---------------|-------------------|
| Output Select | Outputs interface |

4.4.8 Network Stack Configuration



| BIOS Setting | Description |
|--------------------|--|
| Network Stack | Enables / Disables UEFI Network Stack. |
| IPv4 PXE Support | Enables / Disables IPv4 PXE Boot Support. |
| | If disabled, Ipv4 PXE boot option will not be created. |
| IPv4 HTTP Support | Enables / Disables IPv4 HTTP Boot Support. |
| | If disabled, Ipv4 HTTP boot option will not be created. |
| IPv6 PXE Support | Enables / Disables IPv6 PXE Boot Support. |
| | If disabled, Ipv4 PXE boot option will not be created. |
| IPv6 HTTP Support | Enables / Disables IPv6 HTTP Boot Support. |
| | If disabled, Ipv4 HTTP boot option will not be created. |
| PXE boot wait time | Assigns a period of time to press ESC key to abort the PXE boot. |
| Media detect count | Assigns a number of times to check the presence of media. |



4.4.9 CSM Configuration



| BIOS Setting | Description |
|---------------------|---|
| CSM Support | Enables / Disables CSM support. |
| GateA20 Active | Upon Request disables GA20 when using BIOS services. |
| | Always cannot disable GA20, but is useful when any RT code is executed above 1 MB. |
| INT19 Trap Response | Sets how BIOS reacts on INT19 trap by Option ROM. |
| | Immediate executes the trap right away. |
| | Postponed executes the trap during legacy boot. |
| Boot option filter | Controls the priority of Legacy and UEFI ROMs. |
| Storage | Controls the execution of UEFI and Legacy Storage OpROM. |
| Video | Controls the execution of UEFI and Legacy Video OpROM. |
| Other PCI devices | Determines OpROM execution policy for devices other than network, storage or video. |


4.4.10 USB Configuration



| BIOS Setting | Description |
|------------------------------------|--|
| Legacy USB Support | Enabled enables Legacy USB support. |
| | Auto disables legacy support if there is no USB device connected. |
| | Disabled keeps USB devices available only for EFI applications. |
| XHCI Hand-off | This is a workaround for OSes without XHCI hand-off support. The XHCI ownership change should be claimed by XHCI driver. |
| USB Mass Storage Driver Support | Enables / Disables the support for USB mass storage driver. |
| USB Transfer time-out | The time-out value (1 / 5 10 / 20 secs) for Control, Bulk, and Interrupt transfers. |
| Device reset time-out | Gives seconds (10 / 20 / 30 / 40 secs) to delay execution of Start Unit command to USB mass storage device. |
| Device power-up delay | The maximum time the device will take before it properly reports itself to the Host Controller. |
| | Auto uses default value for a Root port it is 100ms. But for a Hub port, the delay is taken from Hub descriptor. |




4.5 Chipset Settings



4.5.1 South Cluster Configuration



4.5.1.1. HD Audio Configuration



4.5.1.2. PCI Express Configuration




| BIOS Setting | Description |
|--------------------------------|--|
| PCI Express Root Port 1 ~ 6 | Accesses the control of the PCI Express Root Port. |





| BIOS Setting | Description |
|--------------------------|--|
| PCI Express Root Port | Enables/ Disables the PCIe root port. |
| | Auto: To disable unused root port automatically for the most optimum power savings. |
| ASPM | Sets the PCIe active state power management. |
| | Options: Disable, L0s, L1, L0SL1, Auto |
| L1 Substates | Sets PCIe L1 substates. |
| | Options: Disabled, L1.1, L1.2, L1.1 & L1.2 |
| PME SCI | Enables / Disables PME SCI. |
| PCIe Speed | Configures the PCIe speed. |
| | Options: Auto, Gen1, Gen2 |


4.5.1.3. SATA Drivers



| BIOS Setting | Description |
|---------------------|--|
| Chipset SATA | Enables / Disables the Chipset SATA Controller. |
| | The Chipset SATA Controller supports the 2 black internal SATA ports (up to 3Gb/s supported per port). |
| SATA Mode Selection | Determines how SATA controller(s) operate. |

IBASE

4.5.1.4. USB Configuration



| BIOS Setting | Description |
|---------------------------------|--|
| XHCI Pre-Boot Driver | Enables / Disables the support for XHCI Pre-Boot Driver. |
| XHCI Mode | Enables / Disables XHCI mode. If disabled, XHCI controller would be disabled, and none of the USB devices are detectable or usable when systen is booted up in OS. |
| | Do NOT disable it unless for debug purpose. |
| USB VBUS | VBUS should be ON in HOST mode. It should be OFF in OTG device mode. |
| USB HSIC1 Support | Enables / Disables USB HSIC1. |
| USB SSIC1 Support | Enables / Disables USB SSIC1. |
| USB Port Disable Override | Selectively enables / disables the corresponding USB port from reporting a device connection to the controller. |
| XDCI Support | Enables / Disables XDCI. |
| XHCI Disable Compliance Mode | FALSE makes the XHCI Link Compliance Mode not disabled. |
| | TRUE disables the XHCI Link Compliance Mode. |

4.6 Security Settings



| BIOS Setting | Description |
|---------------------------------|---|
| Setup Administrator Password | Sets an administrator password for the setup utility. |
| User Password | Sets a user password. |
| Secure Boot | Customizable Secure Boot settings |





| BIOS Setting | Description |
|------------------------------|--|
| Secure Boot | Secure Boot activated when: Secure Boot is enabled Platform Key (PK) is enrolled, System mode is User/Deployed and CSM is disabled. |
| Secure Boot Customization | Secure Boot Mode – Custom & Standard, Set UEFI Secure Boot Mode to STANDARD mode or CUSTOM mode, this change is effect after save. And after reset, the mode will return to STANDARD mode. |
| Restore Factory Keys | Force System to User Mode. Configure NVRAM to contain OEM-defined factory default Secure Boot keys |
| Reset to Setup Mode | Provision factory default keys on next re-boot only when System in Setup mode |
| Key Management | Enables expert users to modify Secure Boot Policy variables without full authentication |



| BIOS Setting | Description |
|--------------------------|---|
| Factory Key Provision | Provision factory default keys on next re-boot only when System in Setup Mode |
| Restore Factory Keys | Force System to User Mode. Configure NVRAM to contain OEM-defined factory default Secure Boot Keys |
| Enroll Efi Image | Allow the image to run in Secure Boot mode. Enrol SHA256 Hash certificate of a PE image into Authorized Signature Database (db) |
| Restore DB defaults | Restore DB variable to factory defaults |
| Platform Key (PK) | Enroll Factory Defaults or load certificates from a file: 1. Public Key Certificate in: a) EFI_SIGNATURE_LIST b) EFI_CERT_X509 (DER encoded) c) EFI_CERT_RSA2048 (bin) d) EFI_CERT_SHA256, 384, 512 2. Authenticated UEFI Variable 3. EFI PE/COFF Image (SHA256) |
| | Key Source: Factory, External, Mixed |



4.7 Boot Settings



| BIOS Setting | Description |
|---------------------------|--|
| Setup Prompt Timeout | Number of seconds to wait for setup activation key. |
| | 65535 (0xFFFF) means indefinite waiting. |
| Bootup NumLock State | Selects the keyboard NumLock state. |
| Quiet Boot | Enables / Disables Quiet Boot option. |
| New Boot Option Policy | Controls the placement of newly detected UEFI boot options. |
| | Options: Default, Place First, Place Last |
| Boot mode select | Selects a Boot mode, Legacy / UEFI / Dual. |
| Boot Option Priorities | Sets the system boot order priorities for hard disk, CD/DVD, USB, Network. |

4.8 Save & Exit Settings



| BIOS Setting | Description |
|------------------------------|---|
| Save Changes and Exit | Exits system setup after saving the changes. |
| Discard Changes and Exit | Exits system setup without saving any changes. |
| Save Changes and Reset | Resets the system after saving the changes. |
| Discard Changes and Reset | Resets system setup without saving any changes. |
| Save Changes | Saves changes done so far to any of the setup options. |
| Discard Changes | Discards changes done so far to any of the setup options. |
| Restore Defaults | Restores / Loads defaults values for all the setup options. |
| Save as User Defaults | Saves the changes done so far as User Defaults. |
| Restore User Defaults | Restores the user defaults to all the setup options. |



This page is intentionally left blank.

Appendix

This section provides the mapping addresses of peripheral devices and the sample code of watchdog timer configuration.





A. I/O Port Address Map

Each peripheral device in the system is assigned a set of I/O port addresses which also becomes the identity of the device. The following table lists the I/O port addresses used.

| Address | Device Description |
|-----------------------|---|
| 0x00000A00-0x00000A0F | Motherboard resources |
| 0x00000A10-0x00000A1F | Motherboard resources |
| 0x00000A20-0x00000A2F | Motherboard resources |
| 0x0000002E-0x0000002F | Motherboard resources |
| 0x0000004E-0x0000004F | Motherboard resources |
| 0x00000061-0x00000061 | Motherboard resources |
| 0x00000063-0x00000063 | Motherboard resources |
| 0x00000065-0x00000065 | Motherboard resources |
| 0x00000067-0x00000067 | Motherboard resources |
| 0x00000070-0x00000070 | Motherboard resources |
| 0x00000070-0x00000070 | System CMOS/real time clock |
| 0x00000080-0x0000008F | Motherboard resources |
| 0x00000092-0x00000092 | Motherboard resources |
| 0x000000B2-0x000000B3 | Motherboard resources |
| 0x00000680-0x0000069F | Motherboard resources |
| 0x00000400-0x0000047F | Motherboard resources |
| 0x00000500-0x000005FE | Motherboard resources |
| 0x00000600-0x0000061F | Motherboard resources |
| 0x0000164E-0x0000164F | Motherboard resources |
| 0x0000F040-0x0000F05F | Intel(R) Celeron(R)/Pentium(R) Processor SMBUS - 5AD4 |
| 0x0000D000-0x0000DFFF | Intel(R) Celeron(R)/Pentium(R) Processor PCI Express Root Port - 5AD9 |

| Address | Device Description |
|-----------------------|---|
| 0x000003F8-0x000003FF | Communications Port (COM1) |
| 0x000002F8-0x000002FF | Communications Port (COM2) |
| 0x000003E8-0x000003EF | Communications Port (COM3) |
| 0x000002E8-0x000002EF | Communications Port (COM4) |
| 0x0000E000-0x0000EFFF | Intel(R) Celeron(R)/Pentium(R) Processor PCI Express Root Port - 5AD8 |
| 0x00000000-0x0000006F | PCI Express Root Complex |
| 0x00000078-0x00000CF7 | PCI Express Root Complex |
| 0x00000D00-0x0000FFFF | PCI Express Root Complex |
| 0x00000020-0x00000021 | Programmable interrupt controller |
| 0x00000024-0x00000025 | Programmable interrupt controller |
| 0x00000028-0x00000029 | Programmable interrupt controller |
| 0x0000002C-0x0000002D | Programmable interrupt controller |
| 0x00000030-0x00000031 | Programmable interrupt controller |
| 0x00000034-0x00000035 | Programmable interrupt controller |
| 0x00000038-0x00000039 | Programmable interrupt controller |
| 0x0000003C-0x0000003D | Programmable interrupt controller |
| 0x000000A0-0x000000A1 | Programmable interrupt controller |
| 0x000000A4-0x000000A5 | Programmable interrupt controller |
| 0x000000A8-0x000000A9 | Programmable interrupt controller |
| 0x000000AC-0x000000AD | Programmable interrupt controller |
| 0x000000B0-0x000000B1 | Programmable interrupt controller |
| 0x000000B4-0x000000B5 | Programmable interrupt controller |
| 0x000000B8-0x000000B9 | Programmable interrupt controller |
| 0x000000BC-0x000000BD | Programmable interrupt controller |
| 0x000004D0-0x000004D1 | Programmable interrupt controller |
| 0x0000F000-0x0000F03F | Intel(R) HD Graphics |

IBASE

| Address | Device Description |
|-----------------------|-------------------------------|
| 0x0000F090-0x0000F097 | Standard SATA AHCI Controller |
| 0x0000F080-0x0000F083 | Standard SATA AHCI Controller |
| 0x0000F060-0x0000F07F | Standard SATA AHCI Controller |
| 0x00000040-0x00000043 | System timer |
| 0x00000050-0x00000053 | System timer |

B. Interrupt Request Lines (IRQ)

Peripheral devices use interrupt request lines to notify CPU for the service required. The following table shows the IRQ used by the devices on board.

| Level | Function |
|-------------------|---|
| IRQ 0 | System timer |
| IRQ 3 | Communications Port (COM2) |
| IRQ 4 | Communications Port (COM1) |
| IRQ 4 | PCI Data Acquisition and Signal Processing Controller |
| IRQ 5 | Communications Port (COM3) |
| IRQ 5 | PCI Data Acquisition and Signal Processing Controller |
| IRQ 6 | PCI Data Acquisition and Signal Processing Controller |
| IRQ 7 | PCI Data Acquisition and Signal Processing Controller |
| IRQ 8 | High precision event timer |
| IRQ 10 | Communications Port (COM4) |
| IRQ 14 | Intel(R) Serial IO GPIO Host Controller - INT3452 |
| IRQ 25 | High Definition Audio Controller |
| IRQ 35 | PCI Data Acquisition and Signal Processing Controller |
| IRQ 36 | PCI Data Acquisition and Signal Processing Controller |
| IRQ 37 | PCI Data Acquisition and Signal Processing Controller |
| IRQ 39 | SDA Standard Compliant SD Host Controller |
| IRQ 54 ~ IRQ 204 | Microsoft ACPI-Compliant System |
| IRQ 256 ~ IRQ 511 | Microsoft ACPI-Compliant System |
| IRQ 4294967279 | Intel(R) USB 3.0 eXtensible Host Controller - 1.0 (Microsoft) |

IBASE

| Level | Function |
|------------------------------------|---|
| IRQ 4294967280 ~ IRQ 4294967285 | Intel(R) I211 Gigabit Network Connection #2 |
| IRQ 4294967286 ~ IRQ 4294967291 | Intel(R) I211 Gigabit Network Connection |
| IRQ 4294967292 | Intel(R) Trusted Execution Engine Interface |
| IRQ 4294967293 | Intel(R) HD Graphics |
| IRQ 4294967294 | Standard SATA AHCI Controller |

C. Watchdog Timer Configuration

The Watchdog Timer (WDT) is used to generate a variety of output signals after a user programmable count. The WDT is suitable for use in the prevention of system lock-up, such as when software becomes trapped in a deadlock. Under these sorts of circumstances, the timer will count to zero and the selected outputs will be driven.

Under normal circumstance, you will need to restart the WDT at regular intervals before the timer counts to zero.

Sample Code:

```
// THIS CODE AND INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY
// KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A PARTICULAR
// PURPOSE.
//
#include <dos.h>
#include < conio.h >
#include <stdio.h>
#include <stdlib.h>
#include "F81866.H"
int main (int argc, char*argv[]);
void EnableWDT(int);
void DisableWDT(void);
//------
int main (int argc, char *argv[])
             unsigned char bBuf;
             unsigned charbTime;
             char **endptr;
             char SIO;
             printf("Fintek 81866 watch dog program\n");
             SIO = Init F81866();
             if (SIO == 0)
                          printf("Can not detect Fintek 81866, program abort.\n");
                          return(1);
             \frac{1}{i} (SIO == 0)
             if (argc != 2)
                          printf("Parameterincorrect!!\n");
                          return (1);
             }
```

IBASE

```
bTime = strtol (argv[1], endptr, 10);
           printf("System will reset after %d seconds\n", bTime);
           if (bTime)
           {
                      EnableWDT(bTime); }
           else
           {
                     DisableWDT();
           return 0:
//------
void EnableWDT(int interval)
           unsigned charbBuf;
           bBuf = Get F81866 Reg(0x2B);
           bBuf &= (\sim0x20);
                                     //Enable WDTO
           Set F81866 Reg(0x2B, bBuf);
           Set F81866 LD(0x07);
                                            //switch to logic device 7
           Set F81866 Reg(0x30, 0x01);
                                            //enable timer
           bBuf = Get F81866 Reg(0xF5);
           bBuf &= (\sim0x0F);
           bBuf = 0x52;
           Set F81866 Reg(0xF5, bBuf); //count mode is second
           Set F81866 Reg(0xF6, interval); //set timer
           bBuf = Get F81866 Reg(0xFA);
           bBuf = 0x01:
           Set_F81866_Reg(0xFA, bBuf);
                                            //enable WDTO output
           bBuf = Get_F81866_Reg(0xF5);
           bBuf = 0x20;
           Set F81866 Reg(0xF5, bBuf);
                                      //start counting
void DisableWDT(void)
           unsigned charbBuf;
           Set F81866 LD(0x07);
                                            //switch to logic device 7
           bBuf = Get F81866 Reg(0xFA);
           bBuf &= ~0x01:
                                     //disable WDTO output
           Set F81866 Reg(0xFA, bBuf);
           bBuf = Get F81866 Reg(0xF5);
           bBuf &= ~0x20;
           bBuf = 0x40;
           Set F81866 Reg(0xF5, bBuf);
                                            //disable WDT
//------
//------
```

```
//
// THIS CODE AND INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY
// KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A PARTICULAR
// PURPOSE.
//------
#include "F81866.H"
#include <dos.h>
//------
unsigned intF81866 BASE;
void Unlock_F81866 (void);
void Lock F81866 (void);
unsigned int Init F81866(void)
{
          unsigned int result;
           unsigned charucDid;
           F81866 BASE = 0x4E;
          result = F81866 BASE;
           ucDid = Get F81866 Reg(0x20);
           if (ucDid == 0x07)
                                          //Fintek 81866
                    goto Init Finish;
           F81866 BASE = 0x2E;
           result = F81866 BASE;
           ucDid = Get F81866 Reg(0x20);
                                          //Fintek 81866
           if (ucDid == 0x07)
                      goto Init Finish;
          F81866 BASE = 0x00;
          result = F81866 BASE;
Init Finish:
          return (result):
//------
void Unlock F81866 (void)
          outportb(F81866 INDEX PORT, F81866 UNLOCK):
          outportb(F81866 INDEX PORT, F81866 UNLOCK);
//------
void Lock F81866 (void)
{
          outportb(F81866 INDEX PORT, F81866 LOCK);
//-----
void Set F81866 LD( unsigned char LD)
{
           Unlock F81866();
          outportb(F81866 INDEX PORT, F81866 REG LD):
          outportb(F81866 DATA PORT, LD);
           Lock F81866();
```

```
IBASE
void Set_F81866_Reg( unsigned char REG, unsigned char DATA)
          Unlock F81866();
          outportb(F81866 INDEX PORT, REG);
          outportb(F81866 DATA PORT, DATA);
          Lock_F81866();
//------
unsigned char Get_F81866_Reg(unsigned char REG)
          unsigned char Result;
          Unlock F81866();
          outportb(F81866 INDEX PORT, REG);
          Result = inportb(F81866 DATA PORT);
          Lock F81866();
          return Result;
//------
// THIS CODE AND INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY
// KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A PARTICULAR
// PURPOSE.
#ifndef F81866 H
#define F81866_H
//------
#define F81866_INDEX_PORT (F81866_BASE)
#define F81866_DATA_PORT (F81866_BASE+1)
       F81866_REG_LD
                              0x07
//-----
#define
        F81866 UNLOCK
                              0x87
      F81866_LOCK
                              0xAA
#define
unsigned int Init F81866(void);
void Set F81866 LD(unsigned char);
```

void Set_F81866_Reg(unsigned char, unsigned char); unsigned char Get_F81866_Reg(unsigned char);

#endif // F81866 H

//-----



Our company network supports you worldwide with offices in Germany, Austria, Switzerland, the UK and the USA. For more information please contact:

Headquarters

Germany





FORTEC Elektronik AG

Augsburger Str. 2b 82110 Germering

Phone: +49 89 894450-0
E-Mail: info@fortecag.de
Internet: www.fortecag.de

Fortec Group Members

Austria





Distec GmbH Office Vienna

Nuschinggasse 12 1230 Wien

Phone: +43 1 8673492-0
E-Mail: info@distec.de
Internet: www.distec.de

Germany





Distec GmbH

Augsburger Str. 2b 82110 Germering

Phone: +49 89 894363-0
E-Mail: info@distec.de
Internet: www.distec.de

Switzerland





ALTRAC AG

Bahnhofstraße 3 5436 Würenlos

Phone: +41 44 7446111

E-Mail: <u>info@altrac.ch</u>

Internet: <u>www.altrac.ch</u>

United Kingdom





Display Technology Ltd.

Osprey House, 1 Osprey Court Hichingbrooke Business Park Huntingdon, Cambridgeshire, PE29 6FN

Phone: +44 1480 411600

E-Mail: info@displaytechnology.co.uk
Internet: www.displaytechnology.co.uk

USA





Apollo Display Technologies, Corp.

87 Raynor Avenue, Unit 1Ronkonkoma, NY 11779

 Phone:
 +1 631 5804360

 E-Mail:
 info@apollodisplays.com

 Internet:
 www.apollodisplays.com